9

OFE 2 9 2000 E

Page 1 of 2

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NOTENTAL 2207/9800

SERIAL NO. 09/708,722

APPLICANT: JOURDAN et al

FILING DATE November 9, 2000 GROUP Not assigned

U. S. PATENT DOCUMENTS

| EXAMINE INITIAL | PATENT NUMBER | PATENT DATE | NAME | |
|--------------------|------------------|----------------|-------------|--|
| BJC | 5,381,533 | Jan. 10, 1995 | Peleg et al | |

FOREIGN PATENT DOCUMENTS

| EXAMINER | DOCUMENT | DATE | COUNTRY | CLASS/ SUBCLASS | TRANSL | ATION |
|----------|----------|------|-----------|--------------------|--------|-------|
| INITIAL | NUMBER | | 000111111 | 00000100 | YES | NO |
| | | | | | | |

OTHER DOCUMENTS

| OTHER DOCUMENTS | | | | |
|----------------------------------|--|--|--|--|
| EXAMINER: INITIAL | AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. | | | |
| B30 | Black et al, "The Block-Based Trace Cache", Proceedings of The 26 th Int'i. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia | | | |
| BIO | Conte et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates", Proceedings of The 22 nd Annual Int'l. Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy | | | |
| B 50 | Dutta et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors", Proceedings of The 28 th Int'l. Symposium on Microarchitecture, Nov. 29-Dec. 1, 1995, Ann Arbor, Michigan | | | |
| B20 | Friendly et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", Proceedings of The 30 th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, Dec.1-3, 1997, Research Triangle Park, North Carolina | | | |
| 820 | Intrater et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction- Length Computers", Proceedings of The 19 th Annual Int'l. Symposium on Computer Architecture, May 19-21, 1992, Gold Coast, Australia | | | |
| 820 | Jacobson et al, "Path-Based Next Trace Prediction", Proceedings of The 30 th Annual Int'l. Symposium on Microarchitecture, Dec. 1-3, 1997, Research Triangle Park, North Carolina | | | |
| EXAMINER DATE CONSIDERED 9/15/03 | | | | |

EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Page 2 of 2

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO.

SERIAL NO. 09/708,722

APPLICANT: JOURDAN et al

FILING DATE November 9, 2000 GROUP Not assigned

U. S. PATENT DOCUMENTS

| EXAMINER INITIAL | PATENT NUMBER | PATENT DATE | NAME | |
|------------------|------------------|----------------|------|--|
| | | | | |

FOREIGN PATENT DOCUMENTS

| EXAMINER INITIAL | DOCUMENT NUMBER | DATE | COUNTRY | CLASS/ SUBCLASS | TRANSL. | ATION NO |
|---------------------|--------------------|------|---------|--------------------|---------|-------------|
| | | | | | | |

OTHER DOCUMENTS

| O I I E I DOCO III E I I I | | | | |
|----------------------------|--|--|--|--|
| EXAMINER INITIAL | AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC. | | | |
| BSC | McFarling, Scott, "Combining Branch Predictors", June 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, California | | | |
| BIO | Michaud et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors", Proceedings of The 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999, Newport Beach, California | | | |
| B20 | Patel et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing", Proceedings of The 25 th Annual Int'l. Symposium on Computer Architecture, June 27-July 1, 1998, Barcelona, Spain | | | |
| BJO | Reinman et al, "A Scalable Front-End Architecture for Fast Instruction Delivery", Proceedings of The 26 th Int'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, Georgia | | | |
| B 50 | Rotenberg et al, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings of The 29 th Annual IEEE/ACM Int'l. Symposium on Microarchitecture, MICRO-29, Dec. 2-4, 1996, Paris, France | | | |
| <i>B</i> 20) | Seznec et al, "Multiple-Block Ahead Branch Predictors", Proceedings of The 7 th Int'l. Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1-4, 1996, Cambridge, United States | | | |
| B50 | Yeh et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache", Proceedings of The 7th Int'l. Conference on Supercomputing, July 1993 | | | |
| EXAMINER | EXAMINER DATE CONSIDERED 9/15/03 | | | |

EXAMINER: Initial if citation is considered, whether or not citation is in conformance with M.P.E.P. 609, strike out citation if not in conformance and not considered. Include copy of this form with next communication to applicant.